

### MODUL 7 IMPLEMENTASI RANGKAIAN DIGITAL PENCACAH DI FPGA MENGUNAKAN VERILOG-HDL

#### 1.1 Tujuan Praktikum Modul

Setelah mempraktekkan topik ini, praktikan diharapkan dapat :

1. Praktikan dapat mengetahui dan memahami sirkuit yang telah di rancang dan di implementasikan pada intel FPGA.
2. Praktikan dapat memahami dan menggunakan pencacah pada FPGA dengan menggunakan Verilog-HDL.
3. Praktikan dapat memiliki pemahaman dasar tentang pencacah pada FPGA untuk dapat melakukan berbagai macam implementasi

#### 1.2 Dasar Teori Praktikum Modul 1

##### 1.2.1 Pencacah pada FPGA

Pencacah atau yang bisa disebut Counter ini merupakan rangkaian logika sekuensial yang digunakan untuk menghitung jumlah pulsa. Pencacah dalam FPGA juga dapat berfungsi untuk menghitung berapa kali suatu peristiwa terjadi, seperti pulsa masukan atau perubahan sinyal tertentu. Counter dapat dibagi menjadi dua, yaitu:

1. Asynchronous Counter
2. Synchronous Counter


Sedangkan menurut urutan hitungan yang terbentuk pada outputnya, maka counter dapat dibagi menjadi :

1. Up counter
2. Down counter
3. Up-down counter

##### 1.2.2 Asynchronous Binary Up Counter


Merupakan counter yang dapat menghitung biangan biner dengan urutan dari bawah ke atas. Apabila digunakan 4 buah flip-flop, maka kita dapat melakukan hitunga paling tinggi adalah 1111. Counter yang dapat menghitung sampai 1111 disebut 4 bit binary counter. Oleh karena dapat menghitung dengan cara ke atas, maka disebut pula asynchronous 4 binary up counter.

## Modul Praktikum




### 1.2.3 Asynchronous Binary Down Counter

Merupakan Counter yang memiliki prinsip kerja dari counter ini adalah kebalikan dari up counter, yaitu menghitung bilangan biner dengan urutan mulai dari atas ke bawah (dari besar ke kecil). Prinsip kerjanya pun tidak jauh berbeda dari up counter. Bedanya hanya setiap output flip-flop diambil dari output Q, sedangkan input clocknya dihubungkan dengan output not Q dari flip-flop sebelumnya.




### 1.2.4 Asynchronous up Counter

Merupakan suatu rangkaian elektronik yang mempergunakan sistem digital sering memerlukan suatu alat pencacah yang dapat menghitung ke atas dan bisa juga menghitung ke bawah. Alat pencacah yang dapat melakukan penghitungan seperti ini disebut dengan binary up down counter. Alat ini dapat menghitung ke atas dan ke bawah dengan mengatur suatu alat pengontrol tertentu.




### 1.2.5 Synchronous Binary up Counter

Jika pada asynchronous counter pulsa yang akan dihitung datangnya tidak serentak, maka pada synchronous counter ini pulsa yang ingin dihitung ini masuk ke dalam setiap flip-flop serentak (bersama-sama) sehingga perubahan output setiap flip-flop akan terjadi secara serentak.



### 1.2.6 Synchronous Binary Down Counter


Sama dengan synchronous binary up counter di atas, hanya saja bedanya rangkaian ini melakukan penghitungan dari atas ke bawah.



## Modul Praktikum

### 1.2.7 Synchronous Binary Up Down Counter

Pada rangkaian ini bisa dilakukan proses penghitungan ke atas atau ke bawah dengan memanfaatkan tombol pengatur proses penghitungan.



## 1.3 Lembar Kegiatan Praktikum Modul 1

### 1.3.1 Alat dan Bahan


- Software *Quartus II*
- ModelSim*
- Mouse
- Laptop

## Modul Praktikum

### 1.3.2 Langkah Praktikum Modul Quartus II

#### Bagian I

Perhatikan rangkaian pada Gambar 1. Ini adalah pencacah sinkron 4-bit yang menggunakan empat flip-flop tipe-T. Penghitung menaikkan nilainya pada setiap tepi positif sinyal clock jika sinyal Aktifkan tinggi. Penghitung direset ke 0 pada tepi clock positif berikutnya jika input Clear sinkron rendah. Anda harus menerapkan penghitung 8-bit jenis ini.



Gambar 1: Penghitung 4-bit.

1. Tulis file Verilog yang mendefinisikan pencacah 8-bit dengan menggunakan struktur yang digambarkan pada Gambar 1. Kode Anda harus menyertakan modul T flip-flop yang dipakai delapan kali untuk membuat pencacah. Kompilasi sirkuitnya. Berapa banyak elemen logika (LE) yang digunakan untuk mengimplementasikan rangkaian Anda?

```
1 //
2 // inputs:
3 // KEY0: manual clock
4 // SW0: active low reset
5 // SW1: enable signal for the counter
6 //
7 // outputs:
8 // HEX0 - HEX1: hex segment displays
9 module part1 (SW, KEY, HEX1, HEX0);
10     input [1:0] SW ;
11     input [0:0] KEY ;
12     output [0:6] HEX1, HEX0;
13
14     wire Clock = KEY[0];
15     wire Resetn = SW[0];
16
17     // 8-bit counter based on T-flip flops
18     wire [7:0] Count;
19     wire [7:0] Enable;
20
21     assign Enable[0] = SW[1];
22     ToggleFF ff0(Enable[0], Clock, Resetn, Count[0]);
23     assign Enable[1] = Count[0] & Enable[0];
24     ToggleFF ff1(Enable[1], Clock, Resetn, Count[1]);
25     assign Enable[2] = Count[1] & Enable[1];
26     ToggleFF ff2(Enable[2], Clock, Resetn, Count[2]);
27     assign Enable[3] = Count[2] & Enable[2];
28     ToggleFF ff3(Enable[3], Clock, Resetn, Count[3]);
29     assign Enable[4] = Count[3] & Enable[3];
30     ToggleFF ff4(Enable[4], Clock, Resetn, Count[4]);
31     assign Enable[5] = Count[4] & Enable[4];
32     ToggleFF ff5(Enable[5], Clock, Resetn, Count[5]);
33     assign Enable[6] = Count[5] & Enable[5];
34     ToggleFF ff6(Enable[6], Clock, Resetn, Count[6]);
```

## Modul Praktikum

```
23 assign Enable[1] = Count[0] & Enable[0];
24 ToggleFF ff1(Enable[1], Clock, Resetn, Count[1]);
25 assign Enable[2] = Count[1] & Enable[1];
26 ToggleFF ff2(Enable[2], Clock, Resetn, Count[2]);
27 assign Enable[3] = Count[2] & Enable[2];
28 ToggleFF ff3(Enable[3], Clock, Resetn, Count[3]);
29 assign Enable[4] = Count[3] & Enable[3];
30 ToggleFF ff4(Enable[4], Clock, Resetn, Count[4]);
31 assign Enable[5] = Count[4] & Enable[4];
32 ToggleFF ff5(Enable[5], Clock, Resetn, Count[5]);
33 assign Enable[6] = Count[5] & Enable[5];
34 ToggleFF ff6(Enable[6], Clock, Resetn, Count[6]);
35 assign Enable[7] = Count[6] & Enable[6];
36 ToggleFF ff7(Enable[7], Clock, Resetn, Count[7]);
37
38 // drive the displays
39 hex7seg digit1 (Count[7:4], HEX1);
40 hex7seg digit0 (Count[3:0], HEX0);
41 endmodule
42
43 module ToggleFF(T, Clock, Resetn, Q);
44 input T, Clock, Resetn;
45 output reg Q;
46
47 always @(posedge Clock)
48     if (Resetn == 1'b0) // synchronous clear
49         Q <= 1'b0;
50     else if(T)
51         Q <= ~Q;
52 endmodule
53
54 module hex7seg (hex, display);
55 input [3:0] hex;
56 output [0:6] display;
```


```
52 endmodule
53
54 module hex7seg (hex, display);
55 input [3:0] hex;
56 output [0:6] display;
57
58 reg [0:6] display;
59
60 /*
61  *      0
62  *      ---
63  *      |   |
64  *      5   |   1
65  *      |   |   |
66  *      |   |   |
67  *      |   |   |
68  *      4   |   2
69  *      |   |   |
70  *      |   |   |
71  *      ---
72  *      3
73  */
74 always @ (hex)
75     case (hex)
76         4'h0: display = 7'b0000001;
77         4'h1: display = 7'b1001111;
78         4'h2: display = 7'b0010010;
79         4'h3: display = 7'b0000110;
80         4'h4: display = 7'b1001100;
81         4'h5: display = 7'b0100100;
82         4'h6: display = 7'b0100000;
83         4'h7: display = 7'b0001111;
84         4'h8: display = 7'b0000000;
85         4'h9: display = 7'b0000100;
```

## Modul Praktikum

```
61      *      0
62      *
63      *
64      *      5 | 1
65      *      6 |
66      *
67      *
68      *      4 | 2
69      *
70      *
71      *      3
72      */
73      always @ (hex)
74      case (hex)
75      4'h0: display = 7'b0000001;
76      4'h1: display = 7'b1001111;
77      4'h2: display = 7'b0010010;
78      4'h3: display = 7'b0000110;
79      4'h4: display = 7'b1001100;
80      4'h5: display = 7'b0100100;
81      4'h6: display = 7'b0100000;
82      4'h7: display = 7'b0001111;
83      4'h8: display = 7'b0000000;
84      4'h9: display = 7'b0000100;
85      4'ha: display = 7'b0001000;
86      4'hb: display = 7'b1100000;
87      4'hc: display = 7'b0110001;
88      4'hd: display = 7'b1000010;
89      4'he: display = 7'b0110000;
90      4'hf: display = 7'b0111000;
91      endcase
92      endmodule
93
```

2. Simulasikan sirkuit Anda untuk memverifikasi kebenarannya.

3. Tambahkan file Verilog Anda untuk menggunakan tombol tekan KEY0 sebagai input Jam dan alihkan SW1 dan SW0 sebagai input Aktifkan dan Hapus, dan 7-segmen menampilkan HEX1-0 untuk menampilkan hitungan heksadesimal saat sirkuit Anda beroperasi. Buatlah penetapan pin yang diperlukan untuk mengimplementasikan sirkuit pada papan seri DE Anda, dan kompilasi sirkuitnya.



4. Unduh sirkuit Anda ke dalam chip FPGA dan uji fungsinya dengan mengoperasikan sakelar.

5. Terapkan versi empat-bit dari sirkuit Anda dan gunakan Quartus® RTL Viewer untuk melihat bagaimana Quartus perangkat lunak mensintesis sirkuit. Apa perbedaannya dibandingkan dengan Gambar 1?

## Modul Praktikum Bagian II

Cara lain untuk menentukan counter adalah dengan menggunakan register dan menambahkan 1 pada nilainya. Hal ini dapat dicapai dengan menggunakan pernyataan Verilog berikut:

$$Q \leq Q + 1;$$

Kompilasi versi 16-bit dari penghitung ini dan tentukan jumlah LE yang dibutuhkan. Gunakan RTL Viewer untuk melihat struktur implementasi ini dan komentari perbedaannya dengan desain dari Bagian I. Implementasikan penghitung pada papan seri DE Anda, gunakan tampilan HEX3-0 untuk menunjukkan nilai penghitung.


```
1 //
2 inputs:
3 KEY0: manual clock
4 SW0: active low reset
5 SW1: enable signal for the counter
6
7 outputs:
8 HEX0 - HEX3: hex segment displays
9
10 module part2 (SW, KEY, HEX3, HEX2, HEX1, HEX0);
11   input [1:0] SW ;
12   input [0:0] KEY ;
13   output [0:6] HEX3, HEX2, HEX1, HEX0;
14
15   wire cClock = KEY[0];
16   wire Resetn = SW[0];
17   wire Enable = SW[1];
18
19   // 16-bit counter
20   reg [15:0] count;
21   always @(posedge cClock)
22     if (!Resetn)
23       count <= 0;
24     else if (Enable)
25       count <= count + 1'b1;
26
27   // drive the displays
28   hex7seg digit3 (count [15:12], HEX3);
29   hex7seg digit2 (count [11:8], HEX2);
30   hex7seg digit1 (count [7:4], HEX1);
31   hex7seg digit0 (count [3:0], HEX0);
32 endmodule
33
34 module hex7seg (hex, display);
35   input [3:0] hex;
```

```
36   output [0:6] display;
37   reg [0:6] display;
38
39   /*
40    *      0
41    *  ---
42    *  |   |
43    *  5   |   1
44    *  |   |
45    *  |   |
46    *  4   |   2
47    *  |   |
48    *  |   |
49    *  |   |
50    *  ---
51    *      3
52    */
53   always @ (hex)
54     case (hex)
55       4'h0: display = 7'b0000001;
56       4'h1: display = 7'b1001111;
57       4'h2: display = 7'b0010010;
58       4'h3: display = 7'b0000110;
59       4'h4: display = 7'b1001100;
60       4'h5: display = 7'b0100100;
61       4'h6: display = 7'b0100000;
62       4'h7: display = 7'b0000111;
63       4'h8: display = 7'b0000000;
64       4'h9: display = 7'b0000100;
65       4'hA: display = 7'b0001000;
66       4'hB: display = 7'b1100000;
```



## Modul Praktikum Bagian III

Rancang dan implementasikan rangkaian yang secara berturut-turut menampilkan angka 0 hingga 9 pada tampilan 7-segmen HEX0. Setiap digit harus ditampilkan sekitar satu detik. Gunakan penghitung untuk menentukan interval satu detik. Penghitung harus ditingkatkan dengan sinyal clock 50 MHz yang disediakan pada papan seri DE. Jangan mendapatkan sinyal clock lain dalam desain Anda – pastikan semua flip flop di sirkuit Anda memiliki clock langsung oleh sinyal clock 50 MHz. Desain sebagian dari rangkaian yang diperlukan ditunjukkan pada Gambar 2. Gambar tersebut menunjukkan bagaimana pencacah lebar bit yang besar dapat digunakan untuk menghasilkan sinyal pengaktifan untuk pencacah yang lebih kecil. Kecepatan kenaikan pencacah yang lebih kecil dapat dikontrol dengan memilih jumlah bit yang sesuai pada pencacah yang lebih besar.



Gambar 2: Membuat penghitung lambat.

```
1 // uses a 1-digit bcd counter enabled at 1Hz
2 module part3 (CLOCK_50, HEX0);
3   input CLOCK_50;
4   output [0:6] HEX0;
5
6   wire [3:0] bcd;
7   parameter m = 25;
8   reg [m-1:0] slow_count;
9
10  reg[3:0] digit_flipper;
11
12  // Create a 1Hz 4-bit counter
13
14  // A large counter to produce a 1 second (approx) enable from the 50 MHz clock
15  always @(posedge CLOCK_50)
16    slow_count <= slow_count + 1'b1;
17
18  // four-bit counter that uses a slow enable for selecting digit
19  always @(posedge CLOCK_50)
20    if (slow_count == 0)
21      if (digit_flipper == 4'h9)
22        digit_flipper <= 4'h0;
23      else
24        digit_flipper <= digit_flipper + 1'b1;
25
26  assign bcd = digit_flipper;
27  // drive the display through a 7-seg decoder
28  bcd7seg digit_0 (bcd, HEX0);
29
30 endmodule
31
32 module bcd7seg (bcd, display);
33   input [3:0] bcd;
34   output [0:6] display;
```

# Modul Praktikum

```

32 module bcd7seg (bcd, display);
33     input [3:0] bcd;
34     output [0:6] display;
35
36     reg [0:6] display;
37
38     /*
39     *
40     *      0
41     *      *
42     *      *
43     *      *
44     *      *
45     *      *
46     *      *
47     *      *
48     *      *
49     *      *
50     */
51     always @ (bcd)
52     case (bcd)
53         4'h0: display = 7'b0000001;
54         4'h1: display = 7'b1001111;
55         4'h2: display = 7'b0010010;
56         4'h3: display = 7'b0000110;
57         4'h4: display = 7'b1001100;
58         4'h5: display = 7'b0100100;
59         4'h6: display = 7'b0100000;
60         4'h7: display = 7'b0001111;
61         4'h8: display = 7'b0000000;
62         4'h9: display = 7'b0000100;
63         default: display = 7'bx;
64     endcase
65 endmodule

```

Top View - Wire Bond  
MAX 10 - 10M50DAF484C7G

Node Name	Direction	Location	I/O Bank	VREF Group	Fitter Location	I/O Standard	Reserved	Current Strength	Slew Rate	Differential Pair	Strict Preservation
CLOCK_50	Input	PIN_P11	3	B3_NO	PIN_P11	3.3-V LVTTL		8mA (default)	2 (default)		
HEX0[0]	Output	PIN_C14	7	B7_NO	PIN_C14	3.3-V LVTTL		8mA (default)	2 (default)		
HEX0[1]	Output	PIN_E15	7	B7_NO	PIN_E15	3.3-V LVTTL		8mA (default)	2 (default)		
HEX0[2]	Output	PIN_C15	7	B7_NO	PIN_C15	3.3-V LVTTL		8mA (default)	2 (default)		
HEX0[3]	Output	PIN_C16	7	B7_NO	PIN_C16	3.3-V LVTTL		8mA (default)	2 (default)		
HEX0[4]	Output	PIN_E16	7	B7_NO	PIN_E16	3.3-V LVTTL		8mA (default)	2 (default)		
HEX0[5]	Output	PIN_D17	7	B7_NO	PIN_D17	3.3-V LVTTL		8mA (default)	2 (default)		
HEX0[6]	Output	PIN_C17	7	B7_NO	PIN_C17	3.3-V LVTTL		8mA (default)	2 (default)		

Quartus Prime Lite Edition - C:\Users\najwa\Downloads\ftp.intel.com\labs\Digital\_Logic\_Verilog\_lab\_source\_files\Exercise4\solutions\DE10-Lite\part3\_Verilog\part3 - part3

Programmer - C:\Users\najwa\Downloads\ftp.intel.com\labs\Digital\_Logic\_Verilog\_lab\_source\_files\Exercise4\solutions... -

Hardware Setup: USB-Blaster (USB-D) Mode: JTAG Progress: 100% Successful

File Device Checksum Usercode Program/Configure Verify Blank-Check Examine

part3.sof 10M50DAF484 00274BA8 00274BA8

28°C  
Berkah pratir

## Modul Praktikum



**Modul Praktikum**  
**Bagian IV**

Rancang dan terapkan sirkuit yang menampilkan sebuah kata pada empat tampilan 7-segmen HEX3 0. Kata yang akan ditampilkan untuk papan seri DE Anda diberikan pada Tabel 1. Buatlah huruf-huruf berputar dari kanan ke kiri dalam interval sekitar satu detik . Pola putaran DE10-Lite diberikan pada Tabel 2. Jika Anda menggunakan DE0-CV, DE1-SoC, atau DE2-115, gunakan kata yang diberikan pada Tabel 1. Ada banyak cara untuk merancang rangkaian yang diperlukan. Salah satu solusinya adalah dengan menggunakan kembali kode Verilog yang dirancang pada Latihan Laboratorium 1, Bagian V. Dengan menggunakan kode tersebut, perubahan utama yang diperlukan adalah mengganti dua saklar yang digunakan untuk memilih karakter yang diputar pada tampilan dengan 2-bit penghitung yang bertambah pada interval satu detik.

Papan	Kata
DE10-Lite dE10	
DE0-CV dE0	
DE1-SoC dE1	
DE2-115 dE2	

Tabel 1: Papan seri DE dan kata terkait untuk ditampilkan

Menghitung	Karakter
00	hari E 1 0
01	E 1 0 d
10	1 0 dE
11	0 d E 1

Tabel 2: Memutar kata dE10 pada empat tampilan.

## Modul Praktikum

```

1 // Implements a circuit that rotates dE10 across the 7-segment displays HEX3 - HEX0
2 module part4 (KEY, CLOCK_50, HEX3, HEX2, HEX1, HEX0);
3     input [0:0] KEY;
4     input CLOCK_50;
5     output [0:6] HEX3, HEX2, HEX1, HEX0; // 7-seg displays
6
7     wire [1:0] ch0, ch1, ch2, ch3;
8     reg [1:0] ch_sel;
9     wire [1:0] H3_ch, H2_ch, H1_ch, H0_ch;
10    assign ch1 = 2'b00; // d
11    assign ch2 = 2'b01; // e
12    assign ch3 = 2'b10; // 1
13    assign ch0 = 2'b11; // 0
14
15    parameter m = 25;
16    reg [m-1:0] slow_count;
17
18    // Create a 1Hz 2-bit counter
19
20    // A large counter to produce a 1 second (approx) enable from the 50 MHz clock
21    always @(posedge CLOCK_50)
22        slow_count <= slow_count + 1'b1;
23
24    // two-bit counter that uses a slow enable for selecting characters
25    always @(posedge CLOCK_50)
26        if (KEY[0] == 1'b0)
27            ch_sel <= 2'b00;
28        else if (slow_count == 0)
29            ch_sel <= ch_sel + 1'b1;
30
31    // instantiate module mux_2bit_4to1 (S, U, V, W, X, M);
32    mux_2bit_4to1 M3 (ch_sel, ch0, ch1, ch2, ch3, H3_ch);
33    mux_2bit_4to1 M2 (ch_sel, ch1, ch2, ch3, ch0, H2_ch);
34    mux_2bit_4to1 M1 (ch_sel, ch2, ch3, ch0, ch1, H1_ch);
35    mux_2bit_4to1 M0 (ch_sel, ch3, ch0, ch1, ch2, H0_ch);

```

```

30 // instantiate module mux_2bit_4to1 (S, U, V, W, X, M);
31 mux_2bit_4to1 M3 (ch_sel, ch0, ch1, ch2, ch3, H3_ch);
32 mux_2bit_4to1 M2 (ch_sel, ch1, ch2, ch3, ch0, H2_ch);
33 mux_2bit_4to1 M1 (ch_sel, ch2, ch3, ch0, ch1, H1_ch);
34 mux_2bit_4to1 M0 (ch_sel, ch3, ch0, ch1, ch2, H0_ch);
35
36 // instantiate module char_7seg (C, Display);
37 char_7seg H3 (H3_ch, HEX3);
38 char_7seg H2 (H2_ch, HEX2);
39 char_7seg H1 (H1_ch, HEX1);
40 char_7seg H0 (H0_ch, HEX0);
41
42 endmodule
43
44 // Implements a 2-bit wide 4-to-1 multiplexer
45 module mux_2bit_4to1 (S, U, V, W, X, M);
46     input [1:0] S, U, V, W, X;
47     output [1:0] M;
48     wire [1:0] U_V, W_X; // used for first multiplexer stage, U_V selects either
49                          // U or V, and W_X selects either W or X
50
51     // 2-bit wide 4-to-1 multiplexer first stage
52     assign U_V[0] = (~S[0] & U[0]) | (S[0] & V[0]);
53     assign U_V[1] = (~S[0] & U[1]) | (S[0] & V[1]);
54     assign W_X[0] = (~S[0] & W[0]) | (S[0] & X[0]);
55     assign W_X[1] = (~S[0] & W[1]) | (S[0] & X[1]);
56
57     // 2-bit wide 4-to-1 multiplexer second stage
58     assign M[0] = (~S[1] & U_V[0]) | (S[1] & W_X[0]);
59     assign M[1] = (~S[1] & U_V[1]) | (S[1] & W_X[1]);
60
61 endmodule
62
63 // Converts 2-bit input code on C1-0 into 7-bit code that produces

```

```

63 // Converts 2-bit input code on C1-0 into 7-bit code that produces
64 // a character on a 7-segment display. The conversion is defined by:
65 //
66 //-----
67 // 0 0 'd'
68 // 0 1 'E'
69 // 1 0 '1'
70 // 1 1 '0'
71 //-----
72 module char_7seg (c, Display);
73     input [1:0] c; // input code
74     output [0:6] Display; // output 7-seg code
75
76     /*
77     *
78     *      0
79     *
80     *      5 [ 1
81     *         6
82     *
83     *      4 [ 2
84     *         3
85     *
86     *
87     *
88     */
89     // the following equations describe HEX0[0-6] in SOP form
90     assign Display[0] = ~c[0];
91     assign Display[1] = ~c[1] & c[0];
92     assign Display[2] = ~c[1] & c[0];
93     assign Display[3] = c[1] & ~c[0];
94     assign Display[4] = c[1] & ~c[0];
95     assign Display[5] = ~c[0];
96     assign Display[6] = c[1];

```

# Modul Praktikum

```

67 // 0 0 'd'
68 // 0 1 'E'
69 // 1 0 '1'
70 // 1 1 '0'
71
72 module char_7seg (C, Display);
73   input [1:0] C; // input code
74   output [0:6] Display; // output 7-seg code
75
76 //
77 //      0
78 //      *
79 //      *
80 //      * 5 | 1
81 //      * 6 |
82 //      * 4 | 2
83 //      *
84 //      *
85 //      *
86 //      *
87 //      *
88 //      *
89 // the following equations describe HEX0[0-6] in SOP form
90 assign Display[0] = ~C[0];
91 assign Display[1] = ~C[1] & C[0];
92 assign Display[2] = ~C[1] & C[0];
93 assign Display[3] = C[1] & ~C[0];
94 assign Display[4] = C[1] & ~C[0];
95 assign Display[5] = ~C[0];
96 assign Display[6] = C[1];
97
98 endmodule

```

Pin Planner - C:/Users/najwa/Downloads/ftp.intel.com/labs/Digital\_Logic/Verilog\_lab\_source\_files/Exercise4/solutions/DE10-Lite/part4.Verilog/part4 - part4

Report not available

Top View - Wire Bond  
MAX 10 - 10M50DAF484C7G

Pin Legend

- User I/O
- User assigned I...
- Fitter assigned L...
- Unbonded pad
- Reserved pin
- Other configura...
- DEV\_OE
- DEV\_CLR
- DIFF\_n
- DIFF\_p
- DQ
- DQS
- DQSB
- CLK\_n

Node Name	Direction	Location	I/O Bank	VREF Group	Fitter Location	I/O Standard	Reserved	Current Strength	Slew Rate	Differential Pair	Strict Preservation
!CLOCK_50	Input	PIN_P11	3	B3_NO	PIN_P11	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX0[0]	Output	PIN_C14	7	B7_NO	PIN_C14	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX0[1]	Output	PIN_E15	7	B7_NO	PIN_E15	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX0[2]	Output	PIN_C15	7	B7_NO	PIN_C15	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX0[3]	Output	PIN_C16	7	B7_NO	PIN_C16	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX0[4]	Output	PIN_E16	7	B7_NO	PIN_E16	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX0[5]	Output	PIN_D17	7	B7_NO	PIN_D17	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX0[6]	Output	PIN_C17	7	B7_NO	PIN_C17	3.3-V LVTTTL		8mA (default)	2 (default)		

Pin Planner - C:/Users/najwa/Downloads/ftp.intel.com/labs/Digital\_Logic/Verilog\_lab\_source\_files/Exercise4/solutions/DE10-Lite/part4.Verilog/part4 - part4

Report not available

Top View - Wire Bond  
MAX 10 - 10M50DAF484C7G

Pin Legend

- User I/O
- User assigned L...
- Fitter assigned L...
- Unbonded pad
- Reserved pin
- Other configura...
- DEV\_OE
- DEV\_CLR
- DIFF\_n
- DIFF\_p
- DQ
- DQS
- DQSB
- CLK\_n

Node Name	Direction	Location	I/O Bank	VREF Group	Fitter Location	I/O Standard	Reserved	Current Strength	Slew Rate	Differential Pair	Strict Preservation
HEX0[6]	Output	PIN_C17	7	B7_NO	PIN_C17	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX1[0]	Output	PIN_C18	7	B7_NO	PIN_C18	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX1[1]	Output	PIN_D18	6	B6_NO	PIN_D18	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX1[2]	Output	PIN_E18	6	B6_NO	PIN_E18	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX1[3]	Output	PIN_B16	7	B7_NO	PIN_B16	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX1[4]	Output	PIN_A17	7	B7_NO	PIN_A17	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX1[5]	Output	PIN_A18	7	B7_NO	PIN_A18	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX1[6]	Output	PIN_B17	7	B7_NO	PIN_B17	3.3-V LVTTTL		8mA (default)	2 (default)		

# Modul Praktikum

Pin Planner - C:/Users/najwa/Downloads/ftp.intel.com/labs/Digital\_Logics/Verilog\_lab\_source\_files/Exercise4/solutions/DE10-Lite/part4/Verilog/part4 - part4

Report not available

Top View - Wire Bond  
MAX 10 - 10M50DAF484C7G

Pin Legend

- User I/O
- User assigned L...
- Filter assigned L...
- Unbonded pad
- Reserved pin
- Other configura...
- DEV\_OE
- DEV\_CLR
- DIFF\_n
- DIFF\_p
- DQ
- DQS
- DQSB
- CLK\_n

Node Name	Direction	Location	I/O Bank	VREF Group	Fitter Location	I/O Standard	Reserved	Current Strength	Slew Rate	Differential Pair	Strict Preservator
HEX1[5]	Output	PIN_B17	7	B7_NO	PIN_B17	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX2[0]	Output	PIN_B20	6	B6_NO	PIN_B20	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX2[1]	Output	PIN_A20	7	B7_NO	PIN_A20	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX2[2]	Output	PIN_B19	7	B7_NO	PIN_B19	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX2[3]	Output	PIN_A21	6	B6_NO	PIN_A21	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX2[4]	Output	PIN_B21	6	B6_NO	PIN_B21	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX2[5]	Output	PIN_C22	6	B6_NO	PIN_C22	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX2[6]	Output	PIN_B22	6	B6_NO	PIN_B22	3.3-V LVTTTL		8mA (default)	2 (default)		

Pin Planner - C:/Users/najwa/Downloads/ftp.intel.com/labs/Digital\_Logics/Verilog\_lab\_source\_files/Exercise4/solutions/DE10-Lite/part4/Verilog/part4 - part4

Report not available

Top View - Wire Bond  
MAX 10 - 10M50DAF484C7G

Pin Legend

- User I/O
- User assigned L...
- Filter assigned L...
- Unbonded pad
- Reserved pin
- Other configura...
- DEV\_OE
- DEV\_CLR
- DIFF\_n
- DIFF\_p
- DQ
- DQS
- DQSB
- CLK\_n

Node Name	Direction	Location	I/O Bank	VREF Group	Fitter Location	I/O Standard	Reserved	Current Strength	Slew Rate	Differential Pair	Strict Preservator
HEX2[6]	Output	PIN_B22	6	B6_NO	PIN_B22	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX3[0]	Output	PIN_F21	6	B6_NO	PIN_F21	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX3[1]	Output	PIN_E22	6	B6_NO	PIN_E22	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX3[2]	Output	PIN_E21	6	B6_NO	PIN_E21	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX3[3]	Output	PIN_C19	7	B7_NO	PIN_C19	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX3[4]	Output	PIN_C20	6	B6_NO	PIN_C20	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX3[5]	Output	PIN_D19	6	B6_NO	PIN_D19	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX3[6]	Output	PIN_E17	6	B6_NO	PIN_E17	3.3-V LVTTTL		8mA (default)	2 (default)		

Pin Planner - C:/Users/najwa/Downloads/ftp.intel.com/labs/Digital\_Logics/Verilog\_lab\_source\_files/Exercise4/solutions/DE10-Lite/part4/Verilog/part4 - part4

Report not available


Top View - Wire Bond  
MAX 10 - 10M50DAF484C7G

Pin Legend

- User I/O
- User assigned L...
- Filter assigned L...
- Unbonded pad
- Reserved pin
- Other configura...
- DEV\_OE
- DEV\_CLR
- DIFF\_n
- DIFF\_p
- DQ
- DQS
- DQSB
- CLK\_n

Node Name	Direction	Location	I/O Bank	VREF Group	Fitter Location	I/O Standard	Reserved	Current Strength	Slew Rate	Differential Pair	Strict Preservator
HEX3[1]	Output	PIN_E22	6	B6_NO	PIN_E22	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX3[2]	Output	PIN_E21	6	B6_NO	PIN_E21	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX3[3]	Output	PIN_C19	7	B7_NO	PIN_C19	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX3[4]	Output	PIN_C20	6	B6_NO	PIN_C20	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX3[5]	Output	PIN_D19	6	B6_NO	PIN_D19	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX3[6]	Output	PIN_E17	6	B6_NO	PIN_E17	3.3-V LVTTTL		8mA (default)	2 (default)		
KEY[0]	Input	PIN_B8	7	B7_NO	PIN_B8	3.3 V Sc... Trigger		8mA (default)			

# Modul Praktikum



## Bagian V

Tingkatkan sirkuit Anda dari Bagian IV sehingga dapat memutar kata di seluruh tampilan 7-segmen di komputer Anda Papan seri DE. Pola perpindahan DE10-Lite ditunjukkan pada Tabel 3.

```

1 // Implements a circuit that rotates dE10 across the 7-segment displays HEX5 - HEX0
2 module part5 (KEY, CLOCK_50, HEX5, HEX4, HEX3, HEX2, HEX1, HEX0);
3   input [0:0] KEY;
4   input CLOCK_50;
5   output [0:6] HEX5, HEX4, HEX3, HEX2, HEX1, HEX0; // 7-seg displays
6
7   reg [2:0] ch_sel; // mux select lines
8   wire [2:0] ch0, ch1, ch2, ch3, Blank;
9   wire [2:0] H5_ch, H4_ch, H3_ch, H2_ch, H1_ch, H0_ch;
10
11   assign ch0 = 3'b000; // 'd'
12   assign ch1 = 3'b001; // 'E'
13   assign ch2 = 3'b010; // '1'
14   assign ch3 = 3'b011; // '0'
15   assign Blank = 3'b100; // used to blank a 7-seg display (see module char_7seg)
16
17   parameter m = 25;
18   reg [m-1:0] slow_count;
19
20   // Create a 1Hz 2-bit counter
21
22   // A large counter to produce a 1 second (approx) enable from the 50 MHz Clock
23   always @(posedge CLOCK_50)
24     slow_count <= slow_count + 1'b1;
25
26   // three-bit counter that uses a slow enable, and counts from 0 to 5
27   always @(posedge CLOCK_50)
28     if (KEY[0] == 1'b0)
29       ch_sel <= 3'b000;
30     else if (slow_count == 0)
31       if (ch_sel == 3'b101)
32         ch_sel <= 3'b000;
33     else
34       ch_sel <= ch_sel + 1'b1;

```

## Modul Praktikum

```

33     else
34         ch_sel <= ch_sel + 1'b1;
35
36     // instantiate module mux_3bit_6to1 (S, U, V, W, X, Y, Z, M) to
37     // create the multiplexer for each hex display
38
39     mux_3bit_6to1 M5 (ch_sel, Blank, Blank, ch0, ch1, ch2, ch3, H5_ch);
40     mux_3bit_6to1 M4 (ch_sel, Blank, ch0, ch1, ch2, ch3, Blank, H4_ch);
41     mux_3bit_6to1 M3 (ch_sel, ch0, ch1, ch2, ch3, Blank, Blank, H3_ch);
42     mux_3bit_6to1 M2 (ch_sel, ch1, ch2, ch3, Blank, Blank, ch0, H2_ch);
43     mux_3bit_6to1 M1 (ch_sel, ch2, ch3, Blank, Blank, ch0, ch1, H1_ch);
44     mux_3bit_6to1 M0 (ch_sel, ch3, Blank, Blank, ch0, ch1, ch2, H0_ch);
45
46     // instantiate module char_7seg (C, Display) to drive the hex displays
47     char_7seg H5 (H5_ch, HEX5);
48     char_7seg H4 (H4_ch, HEX4);
49     char_7seg H3 (H3_ch, HEX3);
50     char_7seg H2 (H2_ch, HEX2);
51     char_7seg H1 (H1_ch, HEX1);
52     char_7seg H0 (H0_ch, HEX0);
53 endmodule
54
55 // implements a 3-bit wide 6-to-1 multiplexer
56 module mux_3bit_6to1 (S, U, V, W, X, Y, Z, M);
57     input [2:0] S;
58     input [2:0] U, V, W, X, Y, Z;
59     output [2:0] M;
60     wire [1:4] m_0, m_1, m_2; // four intermediate multiplexers in the mux tree for each
61
62     // 6-to-1 multiplexer for bit 0
63     assign m_0[1] = (~s[0] & u[0]) | (s[0] & v[0]);
64     assign m_0[2] = (~s[0] & w[0]) | (s[0] & x[0]);
65     assign m_0[3] = (~s[0] & y[0]) | (s[0] & z[0]);
66     assign m_0[4] = (~s[1] & m_0[1]) | (s[1] & m_0[2]);

```

```

62     // 6-to-1 multiplexer for bit 0
63     assign m_0[1] = (~s[0] & u[0]) | (s[0] & v[0]);
64     assign m_0[2] = (~s[0] & w[0]) | (s[0] & x[0]);
65     assign m_0[3] = (~s[0] & y[0]) | (s[0] & z[0]);
66     assign m_0[4] = (~s[1] & m_0[1]) | (s[1] & m_0[2]);
67
68     assign M[0] = (~s[2] & m_0[4]) | (s[2] & m_0[3]);
69
70     // 6-to-1 multiplexer for bit 1
71     assign m_1[1] = (~s[0] & u[1]) | (s[0] & v[1]);
72     assign m_1[2] = (~s[0] & w[1]) | (s[0] & x[1]);
73     assign m_1[3] = (~s[0] & y[1]) | (s[0] & z[1]);
74     assign m_1[4] = (~s[1] & m_1[1]) | (s[1] & m_1[2]);
75
76     assign M[1] = (~s[2] & m_1[4]) | (s[2] & m_1[3]);
77
78     // 6-to-1 multiplexer for bit 2
79     assign m_2[1] = (~s[0] & u[2]) | (s[0] & v[2]);
80     assign m_2[2] = (~s[0] & w[2]) | (s[0] & x[2]);
81     assign m_2[3] = (~s[0] & y[2]) | (s[0] & z[2]);
82     assign m_2[4] = (~s[1] & m_2[1]) | (s[1] & m_2[2]);
83
84     assign M[2] = (~s[2] & m_2[4]) | (s[2] & m_2[3]);
85
86 endmodule
87
88 // Converts 3-bit input code on c2-0 into 7-bit code that produces
89 // a character on a 7-segment display. The conversion is defined by:
90 // c 2 1 0 Char
91 // -----
92 // 0 0 0 'd'
93 // 0 0 1 'E'
94 // 0 1 0 '1'
95 // 0 1 1 '0'
96 // 1 0 0 'Blank'

```

```

90 // c 2 1 0 Char
91 // -----
92 // 0 0 0 'd'
93 // 0 0 1 'E'
94 // 0 1 0 '1'
95 // 0 1 1 '0'
96 // 1 0 0 'Blank'
97 module char_7seg (C, Display);
98     input [2:0] C; // input code
99     output [0:6] Display; // output 7-seg code
100
101     /*
102     *
103     *
104     * 5 | 6 | 1
105     * | 6 |
106     * | 6 |
107     * | 6 |
108     * 4 | 2 |
109     * | 2 |
110     * | 2 |
111     * | 2 |
112     * | 2 |
113     * -----
114     * 3
115     */
116     // the following equations describe display functions in canonical SOP form
117     assign Display[0] = ~c[0];
118     assign Display[1] = c[2] | (~c[1] & c[0]);
119     assign Display[2] = c[2] | (~c[1] & c[0]);
120     assign Display[3] = c[2] | (c[1] & ~c[0]);
121     assign Display[4] = c[2] | (c[1] & ~c[0]);
122     assign Display[5] = ~c[0];
123     assign Display[6] = c[2] | c[1];
124 endmodule

```

# Modul Praktikum

Top View - Wire Bond  
MAX 10 - 10M50DAF484C7G

Node Name	Direction	Location	I/O Bank	VREF Group	Fitter Location	I/O Standard	Reserved	Current Strength	Slew Rate	Differential Pair	Strict Preservation
CLOCK_S0	Input	PIN_P11	3	B3_NO	PIN_P11	3.3-V LVTTTL		8mA (default)			
HEX0[0]	Output	PIN_C14	7	B7_NO	PIN_C14	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX0[1]	Output	PIN_E15	7	B7_NO	PIN_E15	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX0[2]	Output	PIN_C15	7	B7_NO	PIN_C15	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX0[3]	Output	PIN_C16	7	B7_NO	PIN_C16	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX0[4]	Output	PIN_E16	7	B7_NO	PIN_E16	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX0[5]	Output	PIN_D17	7	B7_NO	PIN_D17	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX0[6]	Output	PIN_C17	7	B7_NO	PIN_C17	3.3-V LVTTTL		8mA (default)	2 (default)		

Top View - Wire Bond  
MAX 10 - 10M50DAF484C7G

Node Name	Direction	Location	I/O Bank	VREF Group	Fitter Location	I/O Standard	Reserved	Current Strength	Slew Rate	Differential Pair	Strict Preservation
HEX1[0]	Output	PIN_C18	7	B7_NO	PIN_C18	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX1[1]	Output	PIN_D18	6	B6_NO	PIN_D18	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX1[2]	Output	PIN_E18	6	B6_NO	PIN_E18	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX1[3]	Output	PIN_B16	7	B7_NO	PIN_B16	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX1[4]	Output	PIN_A17	7	B7_NO	PIN_A17	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX1[5]	Output	PIN_A18	7	B7_NO	PIN_A18	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX1[6]	Output	PIN_B17	7	B7_NO	PIN_B17	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX2[0]	Output	PIN_B20	6	B6_NO	PIN_B20	3.3-V LVTTTL		8mA (default)	2 (default)		

Top View - Wire Bond  
MAX 10 - 10M50DAF484C7G

Node Name	Direction	Location	I/O Bank	VREF Group	Fitter Location	I/O Standard	Reserved	Current Strength	Slew Rate	Differential Pair	Strict Preservation
HEX2[1]	Output	PIN_A20	7	B7_NO	PIN_A20	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX2[2]	Output	PIN_B19	7	B7_NO	PIN_B19	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX2[3]	Output	PIN_A21	6	B6_NO	PIN_A21	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX2[4]	Output	PIN_B21	6	B6_NO	PIN_B21	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX2[5]	Output	PIN_C22	6	B6_NO	PIN_C22	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX2[6]	Output	PIN_B22	6	B6_NO	PIN_B22	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX3[0]	Output	PIN_F21	6	B6_NO	PIN_F21	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX3[1]	Output	PIN_E22	6	B6_NO	PIN_E22	3.3-V LVTTTL		8mA (default)	2 (default)		

# Modul Praktikum

Pin Planner - C:/Users/najwa/Downloads/ftp.intel.com/labs/Digital\_Logi.../Verilog\_lab\_source\_files/Exercise4/solutions/DE10-Lite/parts5/Verilog/parts5 - parts5

File Edit View Processing Tools Window Help

Report not available

Top View - Wire Bond  
MAX 10 - 10M50DAF484C7G

Pin Legend

- User I/O
- User assigned I...
- Fitter assigned L...
- Unbonded pad
- Reserved pin
- Other configura...
- DEV\_OE
- DEV\_CLR
- DIFF\_n
- DIFF\_p
- DO
- DQS
- DQSB
- CLK\_n

I/O Bank Usage

I/O bank	Assignab	Used pins	Available
1A	16	0	16
1B	24	0	24

Node Name	Direction	Location	I/O Bank	VREF Group	Fitter Location	I/O Standard	Reserved	Current Strength	Slew Rate	Differential Pair	Strict Preservation
HEX3[1]	Output	PIN_E22	6	B6_NO	PIN_E22	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX3[2]	Output	PIN_E21	6	B6_NO	PIN_E21	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX3[3]	Output	PIN_C19	7	B7_NO	PIN_C19	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX3[4]	Output	PIN_C20	6	B6_NO	PIN_C20	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX3[5]	Output	PIN_D19	6	B6_NO	PIN_D19	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX3[6]	Output	PIN_E17	6	B6_NO	PIN_E17	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX4[0]	Output	PIN_F18	6	B6_NO	PIN_F18	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX4[1]	Output	PIN_E20	6	B6_NO	PIN_E20	3.3-V LVTTTL		8mA (default)	2 (default)		

0% 00:00:00

Pin Planner - C:/Users/najwa/Downloads/ftp.intel.com/labs/Digital\_Logi.../Verilog\_lab\_source\_files/Exercise4/solutions/DE10-Lite/parts5/Verilog/parts5 - parts5

File Edit View Processing Tools Window Help

Report not available

Top View - Wire Bond  
MAX 10 - 10M50DAF484C7G

Pin Legend

- User I/O
- User assigned I...
- Fitter assigned L...
- Unbonded pad
- Reserved pin
- Other configura...
- DEV\_OE
- DEV\_CLR
- DIFF\_n
- DIFF\_p
- DO
- DQS
- DQSB
- CLK\_n

I/O Bank Usage

I/O bank	Assignab	Used pins	Available
1A	16	0	16
1B	24	0	24

Node Name	Direction	Location	I/O Bank	VREF Group	Fitter Location	I/O Standard	Reserved	Current Strength	Slew Rate	Differential Pair	Strict Preservation
HEX4[2]	Output	PIN_E19	6	B6_NO	PIN_E19	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX4[3]	Output	PIN_I18	6	B6_NO	PIN_I18	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX4[4]	Output	PIN_H19	6	B6_NO	PIN_H19	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX4[5]	Output	PIN_F19	6	B6_NO	PIN_F19	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX4[6]	Output	PIN_F20	6	B6_NO	PIN_F20	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX5[0]	Output	PIN_J20	6	B6_NO	PIN_J20	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX5[1]	Output	PIN_K20	6	B6_NO	PIN_K20	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX5[2]	Output	PIN_L18	6	B6_NO	PIN_L18	3.3-V LVTTTL		8mA (default)	2 (default)		

0% 00:00:00

Pin Planner - C:/Users/najwa/Downloads/ftp.intel.com/labs/Digital\_Logi.../Verilog\_lab\_source\_files/Exercise4/solutions/DE10-Lite/parts5/Verilog/parts5 - parts5

File Edit View Processing Tools Window Help

Report not available

Top View - Wire Bond  
MAX 10 - 10M50DAF484C7G

Pin Legend

- User I/O
- User assigned I...
- Fitter assigned L...
- Unbonded pad
- Reserved pin
- Other configura...
- DEV\_OE
- DEV\_CLR
- DIFF\_n
- DIFF\_p
- DO
- DQS
- DQSB
- CLK\_n




I/O Bank Usage

I/O bank	Assignab	Used pins	Available
1A	16	0	16
1B	24	0	24

Node Name	Direction	Location	I/O Bank	VREF Group	Fitter Location	I/O Standard	Reserved	Current Strength	Slew Rate	Differential Pair	Strict Preservation
HEX5[0]	Output	PIN_J20	6	B6_NO	PIN_J20	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX5[1]	Output	PIN_K20	6	B6_NO	PIN_K20	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX5[2]	Output	PIN_L18	6	B6_NO	PIN_L18	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX5[3]	Output	PIN_N18	6	B6_NO	PIN_N18	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX5[4]	Output	PIN_M20	6	B6_NO	PIN_M20	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX5[5]	Output	PIN_M19	6	B6_NO	PIN_M19	3.3-V LVTTTL		8mA (default)	2 (default)		
HEX5[6]	Output	PIN_N20	6	B6_NO	PIN_N20	3.3-V LVTTTL		8mA (default)	2 (default)		
KEY[0]	Input	PIN_B8	7	B7_NO	PIN_B8	3.3 V 5c...Trigger		8mA (default)	2 (default)		

0% 00:00:00

# Modul Praktikum



**SELAMAT MENGERJAKAN**