

---

## **MODUL 12**

### **IMPLEMENTASI RANGKAIAN BLOK MEMORI DI FPGA MENGGUNAKAN VERILOG-HDL**

#### **1. Tujuan Praktikum**

Setelah mempraktekan topik ini, praktikan diharapkan dapat :

- Praktikan dapat memahami konsep dasar dari Blok Memori
- Praktikan dapat mengimplementasikan Blok Memori pada Verilog HDL di software ModelSim
- Praktikan dapat mensimulasikan pada board FPGA DE10-Lite
- Praktikan dapat mengetahui fitur blok M9K pada FPGA DE10-Lite

#### **2. Dasar Teori**

##### **2.1 Blok Memori**

Blok Memori pada sistem digital merupakan komponen yang digunakan untuk menyimpan dan mengakses data secara elektronik. Blok Memori juga dapat berupa RAM (Random Access Memory) dengan sifat cepat tetapi hanya sementara, atau bisa juga berupa ROM (Read-Only Memory) yang bersifat permanen. Blok Memori berperan penting sebab menyediakan ruang untuk penyimpanan program yang berjalan begitu juga data yang sedang diproses oleh CPU (Central Processing Unit), dan menyimpan data informasi yang dibutuhkan sistem digital secara keseluruhan.

##### **2.2 M9K FPGA DE10-Lite**


FPGA yang disertakan pada papan Intel® FPGA DE10-Lite, DE0-CV, DE1-SoC, dan DE2-115 menyediakan sumber daya memori khusus. MAX 10 FPGA pada DE10-Lite, dan Cyclone IV FPGA pada DE2-115 berisi sumber daya memori khusus yang disebut blok M9K. Blok M9K pada FPGA DE10-Lite adalah jenis blok RAM (Random Access Memory) yang tersedia di dalam FPGA tersebut. Blok M9K merupakan blok RAM yang cukup besar dan sering digunakan untuk menyimpan data dalam proyek FPGA. M9K adalah singkatan dari "Memory 9-Kilobit", yang menunjukkan kapasitasnya sekitar 9 kilobit (lebih tepatnya 9216 bit). Blok M9K biasanya digunakan untuk menyimpan data yang perlu diakses dengan kecepatan tinggi oleh logika dalam FPGA, seperti tabel pencarian, buffer, atau cache. Penggunaan blok M9K memungkinkan akses data yang cepat dan efisien dalam penggunaan sumber daya FPGA.

##### **2.3 M10K Cyclone V FPGA**

Cyclone V FPGA pada papan DE0-CV dan DE1-SoC memiliki blok M10K. Blok M10K pada FPGA Cyclone V adalah jenis blok RAM (Random Access

Memory) yang memiliki kapasitas sekitar 10 kilobit (lebih tepatnya 10240). Blok M10K digunakan untuk menyimpan data dalam proyek FPGA dengan kecepatan tinggi dan keandalan yang tinggi. M10K biasanya digunakan untuk menyimpan data yang perlu diakses dengan cepat oleh logika dalam FPGA, seperti tabel pencarian, buffer, atau cache. Blok M10K memberikan akses data yang cepat dan efisien dalam penggunaan sumber daya FPGA dan merupakan komponen penting dalam mendesain sistem digital yang kompleks.

Berikut merupakan contoh dari skema organisasi RAM dan implementasi RAM.



Gambar 2.3 Organisasi dan Implementasi RAM

### (a) Organisasi RAM

Gambar ini memperlihatkan organisasi dasar RAM dengan kapasitas 32x4. Berikut komponen-komponennya:

- RAM 32x4: RAM ini memiliki 32 lokasi memori, masing-masing dapat menyimpan data sebesar 4 bit.
- Alamat (5 bit): Masukan alamat memiliki panjang 5 bit, yang dapat digunakan untuk memilih salah satu dari 32 lokasi memori ( $2^5 = 32$ ).

- Menulis: Sinyal kontrol untuk menulis data ke RAM. Ketika sinyal ini aktif, data yang berada di bus data akan ditulis ke lokasi yang dipilih oleh alamat.
- Data (4 bit): Bus data dengan lebar 4 bit yang digunakan untuk membaca data dari RAM atau menulis data ke RAM.

### **(b) Implementasi RAM**

Gambar ini memperlihatkan implementasi lebih rinci dari RAM 32x4 dengan beberapa elemen tambahan:

- Alamat (5 bit): Input alamat yang terdiri dari 5 bit digunakan untuk mengakses lokasi tertentu dalam RAM.
- Multiplexer: Ada dua multiplexer di sini:  
Satu untuk alamat dengan lebar 5 bit.  
Satu lagi untuk data masuk dengan lebar 4 bit.
- Data Masuk (4 bit): Bus data input dengan lebar 4 bit untuk menulis data ke RAM.
- Menulis: Sinyal kontrol untuk menulis data ke RAM. Dikombinasikan dengan sinyal jam (clock) untuk menyinkronkan proses penulisan.
- Jam (Clock): Sinyal jam yang digunakan untuk mengatur waktu penulisan data ke RAM. Ketika sinyal menulis dan sinyal jam aktif, data akan ditulis ke lokasi yang ditunjuk oleh alamat.
- Data Keluar (4 bit): Bus data output dengan lebar 4 bit untuk membaca data dari RAM.

### 3. Lembar Kegiatan Praktikum


#### 3.1 Alat dan Bahan

- Software Quartus II
- ModelSim
- FPGA DE10-Lite
- Mouse
- Laptop

#### 3.2 Langkah Praktikum Modul 10


### PART 1

1. Tuliskan code Verilog dibawah ini lalu compile




```
1 // RAM module
2 inputs:
3   Clock
4   Address
5 // Write: asserted to perform a write
6   DataIn: data to be written
7
8 outputs:
9   DataOut: data read
10 module part1mod12 (Clock, DataIn, DataOut, Address, Write);
11   input Clock, Write;
12   input [3:0] DataIn;
13   output [3:0] DataOut;
14   input [4:0] Address;
15
16 // instantiate LPM module
17 // module ram1pm (address, clock, data, wren, q);
18   ram32x4 U1 (Address, Clock, DataIn, Write, DataOut);
19 endmodule
20
```



2. Lalu pilih Tools > Ip Catalog > Basic Funcions > On chip Memory > klik duakali RAM: 1-PORT




3. Lalu beri nama ram32x4.v dengan format Verilog4.




4. Ubah menjadi setting seperti dibawah ini



5. Buka Model Sim > New project > lalu masukkan file **ram32x4.v** yang telah kalian buat, lalu add wave dan tambahkan value/force



6. Simulasikan perilaku sirkuit Anda menggunakan Modelsim dan pastikan Anda dapat membaca dan menulis data di memori.



## PART2


Untuk membuat sirkuit memori pada FPGA di papan DE-series, pertama buat proyek baru di Quartus dan buat file Verilog yang menginstansiasi modul 'ram32x4' dengan input dan output yang sesuai. Gunakan switch geser SW3-0 untuk menyediakan data input ke RAM, SW8-4 untuk menentukan alamat memori, SW9 sebagai sinyal Write, dan KEY0 sebagai input Clock. Tampilkan alamat pada tampilan 7-segmen HEX5 dan HEX4, data input pada HEX2, dan data yang dibaca dari RAM pada HEX0. Setelah itu, kompilasi proyek, unggah desain ke papan, dan uji sirkuit untuk memastikan data bisa disimpan dan ditampilkan dengan benar.

### 1. Tuliskan codingan dibawah ini

```
1 module part2mod12 (KEY, SW, HEX5, HEX4, HEX2, HEX0, LEDR);
2   input [0:0] KEY;
3   input [9:0] SW;
4   output [0:6] HEX5, HEX4, HEX2, HEX0;
5   output [9:0] LEDR;
6
7   wire Clock, Write;
8   wire [4:0] Address;
9   wire [3:0] DataIn, DataOut;
10
11   assign Clock = KEY[0];
12   assign Write = SW[9];
13   assign DataIn = SW[3:0];
14   assign Address = SW[8:4];
15
16   // instantiate memory module
17   // module ram32x4 (address, clock, data, wren, q);
18   ram32x4 U1 (Address, Clock, DataIn, Write, DataOut);
19
20   // display the data input, data output, and address on the 7-segs
21   hex7seg digit0 (DataOut[3:0], HEX0);
22   hex7seg digit2 (DataIn[3:0], HEX2);
23   hex7seg digit5 ({3'b0, Address[4]}, HEX5);
24   hex7seg digit4 (Address[3:0], HEX4);
25
26   assign LEDR[3:0] = DataIn;
27   assign LEDR[8:4] = Address;
28   assign LEDR[9] = Write;
29 endmodule
30
31 // the B input blanks the display when B = 1
32 module hex7seg (hex, display);
33   input [3:0] hex;
34   output [0:6] display;
35
36   reg [0:6] display;
37
38   /*
39   *
40   *      0
41   *      ---
42   *      | 5 | 1 |
43   *      | 6 |
44   *      ---
45   *      | 4 | 2 |
46   *      | 3 |
47   *      ---
48   *
49   */
50   /*
51   always @ (hex)
52   case (hex)
53     4'h0: display = 7'b0000001;
54     4'h1: display = 7'b1001111;
55     4'h2: display = 7'b0010010;
56     4'h3: display = 7'b0000110;
57     4'h4: display = 7'b1001100;
58     4'h5: display = 7'b0100100;
59     4'h6: display = 7'b0100000;
60     4'h7: display = 7'b0001111;
61     4'h8: display = 7'b0000000;
62     4'h9: display = 7'b0000100;
63     4'hA: display = 7'b0001000;
64     4'hB: display = 7'b1100000;
65     4'hC: display = 7'b0110001;
66     4'hD: display = 7'b1000010;
67     4'hE: display = 7'b0110000;
68     4'hF: display = 7'b0111000;
69   endcase
70 endmodule
71
```



4. Sambungkan dengan FPGA dan hasil di FPGA seperti ini



### PART 3

Untuk membuat sirkuit memori di FPGA tanpa menggunakan modul memori dari IP Catalog, kita bisa mendefinisikan memori sebagai array multidimensi dalam kode Verilog. Misalnya, array 32 x 4 bisa dideklarasikan dengan `reg [3:0] memory_array [31:0];`. Buat proyek baru di Quartus untuk papan DE-series, tulis file Verilog yang memuat RAM dan bisa membaca isinya seperti di Part II, hubungkan pin FPGA dengan switch dan tampilan 7-segmen, kompilasi dan unggah sirkuit ke FPGA, lalu uji desain dengan memberikan beberapa input dan mengamati outputnya.

1. Tuliskan codingan dibawah ini

```
1 module part3modul12 (KEY, SW, HEX5, HEX4, HEX2, HEX0, LEDR);
2   input [0:0] KEY;
3   input [9:0] SW;
4   output [0:6] HEX5, HEX4, HEX2, HEX0;
5   output [9:0] LEDR;
6
7   wire Clock, Write;
8   wire [4:0] Address;
9   wire [3:0] DataIn, DataOut;
10
11   assign Clock = KEY[0];
12   assign Write = SW[9];
13   assign DataIn = SW[3:0];
14   assign Address = SW[8:4];
15
16   reg [3:0] memory_array [31:0];
17   reg [4:0] Address_reg;
18
19   // infer RAM module
20   always @(posedge Clock)
21   begin
22     if (Write)
23       memory_array[Address] <= DataIn;
24     Address_reg <= Address;
25   end
26   assign DataOut = memory_array[Address_reg];
27
28   // display the data input, data output, and address on the 7-segs
29   hex7seg digit0 (DataOut[3:0], HEX0);
30   hex7seg digit1 (DataIn[3:0], HEX2);
31   hex7seg digit5 ({3'b0, Address[4]}, HEX5);
32   hex7seg digit4 (Address[3:0], HEX4);
33
34   assign LEDR[3:0] = DataIn;
35   assign LEDR[8:4] = Address;
36   assign LEDR[9] = Write;
37 endmodule
38
```

## Modul Praktikum Sisdig

```

39 // the B input blanks the display when B = 1
40 module hex7seg (hex, display);
41 input [3:0] hex;
42 output [0:6] display;
43
44 reg [0:6] display;
45
46 always @ (hex)
47 case (hex)
48 4'h0: display = 7'b0000001;
49 4'h1: display = 7'b1001111;
50 4'h2: display = 7'b0010010;
51 4'h3: display = 7'b0000110;
52 4'h4: display = 7'b1001100;
53 4'h5: display = 7'b0100100;
54 4'h6: display = 7'b0100000;
55 4'h7: display = 7'b0001111;
56 4'h8: display = 7'b0000000;
57 4'h9: display = 7'b0000100;
58 4'ha: display = 7'b0001000;
59 4'hb: display = 7'b1100000;
60 4'hc: display = 7'b0110001;
61 4'hd: display = 7'b1000010;
62 4'he: display = 7'b0110000;
63 4'hf: display = 7'b0111000;
64 endcase
65 endmodule
66
67

```

## 2. Lalu Compile dan lanjutkan masukan Pin Planner



### - Pin Planner

| Node Name | Direction | Location | I/O Bank | VREF Group | Pin Location | I/O Standard | Reserved | Current Strength | Slew Rate   | Differential Pair | IOCT Preserved |
|-----------|-----------|----------|----------|------------|--------------|--------------|----------|------------------|-------------|-------------------|----------------|
| HEX0[0]   | Output    | PIN_C14  | 7        | B7_NO      | PIN_C14      | 3.3-V LVTTTL |          | 8mA (default)    | 2 (default) |                   |                |
| HEX0[1]   | Output    | PIN_E15  | 7        | B7_NO      | PIN_E15      | 3.3-V LVTTTL |          | 8mA (default)    | 2 (default) |                   |                |
| HEX0[2]   | Output    | PIN_C15  | 7        | B7_NO      | PIN_C15      | 3.3-V LVTTTL |          | 8mA (default)    | 2 (default) |                   |                |
| HEX0[3]   | Output    | PIN_C16  | 7        | B7_NO      | PIN_C16      | 3.3-V LVTTTL |          | 8mA (default)    | 2 (default) |                   |                |
| HEX0[4]   | Output    | PIN_E16  | 7        | B7_NO      | PIN_E16      | 3.3-V LVTTTL |          | 8mA (default)    | 2 (default) |                   |                |
| HEX0[5]   | Output    | PIN_D17  | 7        | B7_NO      | PIN_D17      | 3.3-V LVTTTL |          | 8mA (default)    | 2 (default) |                   |                |
| HEX0[6]   | Output    | PIN_C17  | 7        | B7_NO      | PIN_C17      | 3.3-V LVTTTL |          | 8mA (default)    | 2 (default) |                   |                |
| HEX2[0]   | Output    | PIN_B20  | 6        | B6_NO      | PIN_B20      | 3.3-V LVTTTL |          | 8mA (default)    | 2 (default) |                   |                |
| HEX2[1]   | Output    | PIN_A20  | 7        | B7_NO      | PIN_A20      | 3.3-V LVTTTL |          | 8mA (default)    | 2 (default) |                   |                |
| HEX2[2]   | Output    | PIN_B19  | 7        | B7_NO      | PIN_B19      | 3.3-V LVTTTL |          | 8mA (default)    | 2 (default) |                   |                |
| HEX2[3]   | Output    | PIN_A21  | 6        | B6_NO      | PIN_A21      | 3.3-V LVTTTL |          | 8mA (default)    | 2 (default) |                   |                |
| HEX2[4]   | Output    | PIN_B21  | 6        | B6_NO      | PIN_B21      | 3.3-V LVTTTL |          | 8mA (default)    | 2 (default) |                   |                |
| HEX2[5]   | Output    | PIN_C22  | 6        | B6_NO      | PIN_C22      | 3.3-V LVTTTL |          | 8mA (default)    | 2 (default) |                   |                |
| HEX2[6]   | Output    | PIN_B22  | 6        | B6_NO      | PIN_B22      | 3.3-V LVTTTL |          | 8mA (default)    | 2 (default) |                   |                |
| HEX4[0]   | Output    | PIN_F18  | 6        | B6_NO      | PIN_F18      | 3.3-V LVTTTL |          | 8mA (default)    | 2 (default) |                   |                |
| HEX4[1]   | Output    | PIN_E20  | 6        | B6_NO      | PIN_E20      | 3.3-V LVTTTL |          | 8mA (default)    | 2 (default) |                   |                |
| HEX4[2]   | Output    | PIN_E19  | 6        | B6_NO      | PIN_E19      | 3.3-V LVTTTL |          | 8mA (default)    | 2 (default) |                   |                |
| HEX4[3]   | Output    | PIN_J18  | 6        | B6_NO      | PIN_J18      | 3.3-V LVTTTL |          | 8mA (default)    | 2 (default) |                   |                |
| HEX4[4]   | Output    | PIN_H19  | 6        | B6_NO      | PIN_H19      | 3.3-V LVTTTL |          | 8mA (default)    | 2 (default) |                   |                |
| HEX4[5]   | Output    | PIN_F19  | 6        | B6_NO      | PIN_F19      | 3.3-V LVTTTL |          | 8mA (default)    | 2 (default) |                   |                |
| HEX4[6]   | Output    | PIN_F20  | 6        | B6_NO      | PIN_F20      | 3.3-V LVTTTL |          | 8mA (default)    | 2 (default) |                   |                |
| HEX5[0]   | Output    | PIN_J20  | 6        | B6_NO      | PIN_J20      | 3.3-V LVTTTL |          | 8mA (default)    | 2 (default) |                   |                |
| HEX5[1]   | Output    | PIN_K20  | 6        | B6_NO      | PIN_K20      | 3.3-V LVTTTL |          | 8mA (default)    | 2 (default) |                   |                |
| HEX5[2]   | Output    | PIN_L18  | 6        | B6_NO      | PIN_L18      | 3.3-V LVTTTL |          | 8mA (default)    | 2 (default) |                   |                |
| HEX5[3]   | Output    | PIN_N18  | 6        | B6_NO      | PIN_N18      | 3.3-V LVTTTL |          | 8mA (default)    | 2 (default) |                   |                |
| HEX5[4]   | Output    | PIN_M20  | 6        | B6_NO      | PIN_M20      | 3.3-V LVTTTL |          | 8mA (default)    | 2 (default) |                   |                |
| HEX5[5]   | Output    | PIN_N19  | 6        | B6_NO      | PIN_N19      | 3.3-V LVTTTL |          | 8mA (default)    | 2 (default) |                   |                |
| HEX5[6]   | Output    | PIN_N20  | 6        | B6_NO      | PIN_N20      | 3.3-V LVTTTL |          | 8mA (default)    | 2 (default) |                   |                |
| HEX5[6]   | Output    | PIN_N20  | 6        | B6_NO      | PIN_N20      | 3.3-V LVTTTL |          | 8mA (default)    | 2 (default) |                   |                |
| KEY[0]    | Input     | PIN_B8   | 7        | B7_NO      | PIN_B8       | 3.3-V LVTTTL |          | 8mA (default)    | 2 (default) |                   |                |
| LEDR[9]   | Output    | PIN_B11  | 7        | B7_NO      | PIN_B11      | 3.3-V LVTTTL |          | 8mA (default)    | 2 (default) |                   |                |
| LEDR[8]   | Output    | PIN_A11  | 7        | B7_NO      | PIN_A11      | 3.3-V LVTTTL |          | 8mA (default)    | 2 (default) |                   |                |
| LEDR[7]   | Output    | PIN_D14  | 7        | B7_NO      | PIN_D14      | 3.3-V LVTTTL |          | 8mA (default)    | 2 (default) |                   |                |
| LEDR[6]   | Output    | PIN_E14  | 7        | B7_NO      | PIN_E14      | 3.3-V LVTTTL |          | 8mA (default)    | 2 (default) |                   |                |
| LEDR[5]   | Output    | PIN_C13  | 7        | B7_NO      | PIN_C13      | 3.3-V LVTTTL |          | 8mA (default)    | 2 (default) |                   |                |
| LEDR[4]   | Output    | PIN_D13  | 7        | B7_NO      | PIN_D13      | 3.3-V LVTTTL |          | 8mA (default)    | 2 (default) |                   |                |
| LEDR[3]   | Output    | PIN_B10  | 7        | B7_NO      | PIN_B10      | 3.3-V LVTTTL |          | 8mA (default)    | 2 (default) |                   |                |
| LEDR[2]   | Output    | PIN_A10  | 7        | B7_NO      | PIN_A10      | 3.3-V LVTTTL |          | 8mA (default)    | 2 (default) |                   |                |
| LEDR[1]   | Output    | PIN_A9   | 7        | B7_NO      | PIN_A9       | 3.3-V LVTTTL |          | 8mA (default)    | 2 (default) |                   |                |
| LEDR[0]   | Output    | PIN_A8   | 7        | B7_NO      | PIN_A8       | 3.3-V LVTTTL |          | 8mA (default)    | 2 (default) |                   |                |
| SW[9]     | Input     | PIN_F15  | 7        | B7_NO      | PIN_F15      | 3.3-V LVTTTL |          | 8mA (default)    | 2 (default) |                   |                |
| SW[8]     | Input     | PIN_B14  | 7        | B7_NO      | PIN_B14      | 3.3-V LVTTTL |          | 8mA (default)    | 2 (default) |                   |                |
| SW[7]     | Input     | PIN_A14  | 7        | B7_NO      | PIN_A14      | 3.3-V LVTTTL |          | 8mA (default)    | 2 (default) |                   |                |
| SW[6]     | Input     | PIN_A13  | 7        | B7_NO      | PIN_A13      | 3.3-V LVTTTL |          | 8mA (default)    | 2 (default) |                   |                |
| SW[5]     | Input     | PIN_B12  | 7        | B7_NO      | PIN_B12      | 3.3-V LVTTTL |          | 8mA (default)    | 2 (default) |                   |                |
| SW[4]     | Input     | PIN_A12  | 7        | B7_NO      | PIN_A12      | 3.3-V LVTTTL |          | 8mA (default)    | 2 (default) |                   |                |
| SW[3]     | Input     | PIN_C12  | 7        | B7_NO      | PIN_C12      | 3.3-V LVTTTL |          | 8mA (default)    | 2 (default) |                   |                |
| SW[2]     | Input     | PIN_D12  | 7        | B7_NO      | PIN_D12      | 3.3-V LVTTTL |          | 8mA (default)    | 2 (default) |                   |                |
| SW[1]     | Input     | PIN_C11  | 7        | B7_NO      | PIN_C11      | 3.3-V LVTTTL |          | 8mA (default)    | 2 (default) |                   |                |
| SW[0]     | Input     | PIN_C10  | 7        | B7_NO      | PIN_C10      | 3.3-V LVTTTL |          | 8mA (default)    | 2 (default) |                   |                |

## Modul Praktikum Sisdig

|           |         |         |   |       |                 |               |  |  |  |
|-----------|---------|---------|---|-------|-----------------|---------------|--|--|--|
| ◆ HEX0[7] | Unknown | PIN_D15 | 7 | B7_NO | 3.3-V LVTTTL    | 8mA (default) |  |  |  |
| ◆ HEX1[0] | Unknown | PIN_C18 | 7 | B7_NO | 3.3-V LVTTTL    | 8mA (default) |  |  |  |
| ◆ HEX1[1] | Unknown | PIN_D18 | 6 | B6_NO | 3.3-V LVTTTL    | 8mA (default) |  |  |  |
| ◆ HEX1[2] | Unknown | PIN_E18 | 6 | B6_NO | 3.3-V LVTTTL    | 8mA (default) |  |  |  |
| ◆ HEX1[3] | Unknown | PIN_B16 | 7 | B7_NO | 3.3-V LVTTTL    | 8mA (default) |  |  |  |
| ◆ HEX1[4] | Unknown | PIN_A17 | 7 | B7_NO | 3.3-V LVTTTL    | 8mA (default) |  |  |  |
| ◆ HEX1[5] | Unknown | PIN_A18 | 7 | B7_NO | 3.3-V LVTTTL    | 8mA (default) |  |  |  |
| ◆ HEX1[6] | Unknown | PIN_B17 | 7 | B7_NO | 3.3-V LVTTTL    | 8mA (default) |  |  |  |
| ◆ HEX1[7] | Unknown | PIN_A16 | 7 | B7_NO | 3.3-V LVTTTL    | 8mA (default) |  |  |  |
| ◆ HEX2[7] | Unknown | PIN_A19 | 7 | B7_NO | 3.3-V LVTTTL    | 8mA (default) |  |  |  |
| ◆ HEX3[0] | Unknown | PIN_F21 | 6 | B6_NO | 3.3-V LVTTTL    | 8mA (default) |  |  |  |
| ◆ HEX3[1] | Unknown | PIN_E22 | 6 | B6_NO | 3.3-V LVTTTL    | 8mA (default) |  |  |  |
| ◆ HEX3[2] | Unknown | PIN_E21 | 6 | B6_NO | 3.3-V LVTTTL    | 8mA (default) |  |  |  |
| ◆ HEX3[3] | Unknown | PIN_C19 | 7 | B7_NO | 3.3-V LVTTTL    | 8mA (default) |  |  |  |
| ◆ HEX3[4] | Unknown | PIN_C20 | 6 | B6_NO | 3.3-V LVTTTL    | 8mA (default) |  |  |  |
| ◆ HEX3[5] | Unknown | PIN_D19 | 6 | B6_NO | 3.3-V LVTTTL    | 8mA (default) |  |  |  |
| ◆ HEX3[6] | Unknown | PIN_E17 | 6 | B6_NO | 3.3-V LVTTTL    | 8mA (default) |  |  |  |
| ◆ HEX3[7] | Unknown | PIN_D22 | 6 | B6_NO | 3.3-V LVTTTL    | 8mA (default) |  |  |  |
| ◆ HEX4[7] | Unknown | PIN_F17 | 6 | B6_NO | 3.3-V LVTTTL    | 8mA (default) |  |  |  |
| ◆ HEX5[7] | Unknown | PIN_L19 | 6 | B6_NO | 3.3-V LVTTTL    | 8mA (default) |  |  |  |
| ◆ KEY[1]  | Unknown | PIN_A7  | 7 | B7_NO | 3.3 V ...rigger | 8mA (default) |  |  |  |


### 3. Hasil FPGA




### PART 4

Untuk membuat modul memori dua-port di FPGA, mulai dengan membuat proyek baru di Quartus, lalu pilih modul \*RAM: 2-PORT\* dari IP Catalog dengan satu port baca dan satu port tulis, konfigurasi ukurannya, clocking, dan pilih opsi agar keluaran tidak peduli saat baca dan tulis alamat sama, serta gunakan file MIF (`ram32x4.mif`) untuk inisialisasi memori. Buat file Verilog yang menginstansiasi memori ini, tambahkan counter untuk membaca alamat dan tampilkan konten memori di 7-segmen HEX0, alamat di HEX3-2, dan data tulis di HEX1. Gunakan clock 50 MHz (`CLOCK\_50`) dan KEY0 sebagai reset, serta switch SW8-4 untuk alamat tulis dan SW3-0 untuk data tulis, tampilkan alamat tulis di HEX5-4, dan sinkronkan input switch dengan clock 50 MHz. Uji sirkuit untuk memverifikasi isi awal memori sesuai dengan file MIF dan pastikan bisa menulis data ke alamat memori menggunakan switch.

1. Tuliskan codingan dibawah ini
2. Lalu pilih Tools > Ip Catalog > Basic Funcions > On chip Memory > klik duakali Pin Planner



### 3. Lalu pada RAM-PORT2



### 4. Tuliskan codingan

```
1 // This code implements a simple dual-port memory
2
3 // inputs: CLOCK_50 is the clock, KEY0 is Reseth, SW3-SW0 provides data to
4 // write into memory.
5 // SW8-SW4 provides the memory address for writing, SW9 is the memory Write input.
6 // outputs: 7-seg display HEX5-4 displays the write address, and HEX3-2 shows the read
7 // address. HEX1 displays the write data and HEX0 shows the read data.
8 // LEDR shows the status of the SW switches.
9 module part4 (CLOCK_50, KEY, SW, HEX5, HEX4, HEX3, HEX2, HEX1, HEX0, LEDR);
10 input CLOCK_50;
11 input [0:0] KEY;
12 input [9:0] SW;
13 output [0:6] HEX5, HEX4, HEX3, HEX2, HEX1, HEX0;
14 output [9:0] LEDR;
15
16 wire Clock, Reseth, Write, Write_sync;
17 wire [4:0] Write_address, Write_address_sync;
18 wire [3:0] DataIn, DataIn_sync, DataOut;
19
20 assign Reseth = KEY[0];
21 assign Clock = CLOCK_50;
22
23 // synchronize all asynchronous inputs to the clock
24 regne #(n(1)) wr_sync_reg(SW[9], Clock, Reseth, 1'b1, Write_sync);
25 regne #(n(1)) wr_reg(Write_sync, Clock, Reseth, 1'b1, Write);
26 regne #(n(5)) addr_sync_reg(SW[8:4], Clock, Reseth, 1'b1, Write_address_sync);
27 regne #(n(5)) addr_reg(Write_address_sync, Clock, Reseth, 1'b1, Write_address);
28 regne #(n(4)) din_sync_reg(SW[3:0], Clock, Reseth, 1'b1, DataIn_sync);
29 regne #(n(4)) din_reg(DataIn_sync, Clock, Reseth, 1'b1, DataIn);
30
31 // one second cycle counter
32 parameter m = 25;
33 reg [m-1:0] slow_count;
34 reg [4:0] Read_address; // cycles from addresses 0 to 31 at one second per address
35
36 // Create a 1Hz 5-bit address counter
37 // A large counter to produce a 1 second (approx) enable
38 always @(posedge Clock)
```

```

39     slow_count <= slow_count + 1'b1;
40     // the read address counter
41     always @ (posedge Clock)
42     if (Resetn == 0)
43         Read_address <= 5'b0;
44     else if (slow_count == 0)
45         Read_address <= Read_address + 1'b1;
46
47     // instantiate memory module
48     // module ram32x4 (clock, data, rdaddress, wraddress, wren, q);
49     ram32x4 U1 (Clock, DataIn, Read_address, Write_address, Write, DataOut);
50
51     // display the data input, data output, and addresses on the 7-segs
52     hex7seg digit5 ({3'b0, Write_address[4]}, HEX5);
53     hex7seg digit4 (Write_address[3:0], HEX4);
54     hex7seg digit3 ({3'b0, Read_address[4]}, HEX3);
55     hex7seg digit2 (Read_address[3:0], HEX2);
56     hex7seg digit1 (DataIn[3:0], HEX1);
57     hex7seg digit0 (DataOut[3:0], HEX0);
58
59     assign LEDR[3:0] = DataIn;
60     assign LEDR[8:4] = Write_address;
61     assign LEDR[9] = Write;
62 endmodule
63
64 module regne (R, Clock, Resetn, E, Q);
65     parameter n = 7;
66     input [n-1:0] R;
67     input Clock, Resetn, E;
68     output [n-1:0] Q;
69     reg [n-1:0] Q;
70
71     always @(posedge Clock)
72     if (Resetn == 0)
73         Q <= {n{1'b0}};
74     else if (E)
75         Q <= R;
76 endmodule
77
78 module hex7seg (hex, display);
79     input [3:0] hex;
80     output [0:6] display;
81
82     reg [0:6] display;
83
84     /*
85      *      0
86      *      ---
87      *      5| 6 |1
88      *      | 6 |
89      *      ---
90      *      4| 2 |
91      *      | 2 |
92      *      ---
93      *      3
94      */
95     always @ (hex)
96     case (hex)
97         4'h0: display = 7'b0000001;
98         4'h1: display = 7'b1001111;
99         4'h2: display = 7'b0010010;
100        4'h3: display = 7'b0000110;
101        4'h4: display = 7'b1001100;
102        4'h5: display = 7'b0100100;
103        4'h6: display = 7'b0100000;
104        4'h7: display = 7'b0001111;
105        4'h8: display = 7'b0000000;
106        4'h9: display = 7'b0000100;
107        4'hA: display = 7'b0001000;
108        4'hB: display = 7'b1100000;
109        4'hC: display = 7'b0110001;
110        4'hD: display = 7'b1000010;
111        4'hE: display = 7'b0110000;
112        4'hF: display = 7'b0111000;
113    endcase
114 endmodule
115
116 module
117

```

### 5. Pin Planner

## Modul Praktikum Sisdig

| Pin | Label    | Direction | Pin Name | Bank | B3_NO | Pin Name | Signal       | Current       | Strength    | Slew Rate | Differential Pair | IOct Preservat |
|-----|----------|-----------|----------|------|-------|----------|--------------|---------------|-------------|-----------|-------------------|----------------|
|     | CLOCK_50 | Input     | PIN_P11  | 3    | B3_NO | PIN_P11  | 3.3-V LVTTTL | 8mA (default) | 2 (default) |           |                   |                |
| OUT | HEX0[0]  | Output    | PIN_C14  | 7    | B7_NO | PIN_C14  | 3.3-V LVTTTL | 8mA (default) | 2 (default) |           |                   |                |
| OUT | HEX0[1]  | Output    | PIN_E15  | 7    | B7_NO | PIN_E15  | 3.3-V LVTTTL | 8mA (default) | 2 (default) |           |                   |                |
| OUT | HEX0[2]  | Output    | PIN_C15  | 7    | B7_NO | PIN_C15  | 3.3-V LVTTTL | 8mA (default) | 2 (default) |           |                   |                |
| OUT | HEX0[3]  | Output    | PIN_C16  | 7    | B7_NO | PIN_C16  | 3.3-V LVTTTL | 8mA (default) | 2 (default) |           |                   |                |
| OUT | HEX0[4]  | Output    | PIN_E16  | 7    | B7_NO | PIN_E16  | 3.3-V LVTTTL | 8mA (default) | 2 (default) |           |                   |                |
| OUT | HEX0[5]  | Output    | PIN_D17  | 7    | B7_NO | PIN_D17  | 3.3-V LVTTTL | 8mA (default) | 2 (default) |           |                   |                |
| OUT | HEX0[6]  | Output    | PIN_C17  | 7    | B7_NO | PIN_C17  | 3.3-V LVTTTL | 8mA (default) | 2 (default) |           |                   |                |
| OUT | HEX1[0]  | Output    | PIN_C18  | 7    | B7_NO | PIN_C18  | 3.3-V LVTTTL | 8mA (default) | 2 (default) |           |                   |                |
| OUT | HEX1[1]  | Output    | PIN_D18  | 6    | B6_NO | PIN_D18  | 3.3-V LVTTTL | 8mA (default) | 2 (default) |           |                   |                |
| OUT | HEX1[2]  | Output    | PIN_E18  | 6    | B6_NO | PIN_E18  | 3.3-V LVTTTL | 8mA (default) | 2 (default) |           |                   |                |
| OUT | HEX1[3]  | Output    | PIN_B16  | 7    | B7_NO | PIN_B16  | 3.3-V LVTTTL | 8mA (default) | 2 (default) |           |                   |                |
| OUT | HEX1[4]  | Output    | PIN_A17  | 7    | B7_NO | PIN_A17  | 3.3-V LVTTTL | 8mA (default) | 2 (default) |           |                   |                |
| OUT | HEX1[5]  | Output    | PIN_A18  | 7    | B7_NO | PIN_A18  | 3.3-V LVTTTL | 8mA (default) | 2 (default) |           |                   |                |
| OUT | HEX1[6]  | Output    | PIN_B17  | 7    | B7_NO | PIN_B17  | 3.3-V LVTTTL | 8mA (default) | 2 (default) |           |                   |                |
| OUT | HEX2[0]  | Output    | PIN_B20  | 6    | B6_NO | PIN_B20  | 3.3-V LVTTTL | 8mA (default) | 2 (default) |           |                   |                |
| OUT | HEX2[1]  | Output    | PIN_A20  | 7    | B7_NO | PIN_A20  | 3.3-V LVTTTL | 8mA (default) | 2 (default) |           |                   |                |
| OUT | HEX2[2]  | Output    | PIN_B19  | 7    | B7_NO | PIN_B19  | 3.3-V LVTTTL | 8mA (default) | 2 (default) |           |                   |                |
| OUT | HEX2[3]  | Output    | PIN_A21  | 6    | B6_NO | PIN_A21  | 3.3-V LVTTTL | 8mA (default) | 2 (default) |           |                   |                |
| OUT | HEX2[4]  | Output    | PIN_B21  | 6    | B6_NO | PIN_B21  | 3.3-V LVTTTL | 8mA (default) | 2 (default) |           |                   |                |
| OUT | HEX2[5]  | Output    | PIN_C22  | 6    | B6_NO | PIN_C22  | 3.3-V LVTTTL | 8mA (default) | 2 (default) |           |                   |                |
| OUT | HEX2[6]  | Output    | PIN_B22  | 6    | B6_NO | PIN_B22  | 3.3-V LVTTTL | 8mA (default) | 2 (default) |           |                   |                |
| OUT | HEX3[0]  | Output    | PIN_F21  | 6    | B6_NO | PIN_F21  | 3.3-V LVTTTL | 8mA (default) | 2 (default) |           |                   |                |
| OUT | HEX3[1]  | Output    | PIN_E22  | 6    | B6_NO | PIN_E22  | 3.3-V LVTTTL | 8mA (default) | 2 (default) |           |                   |                |
| OUT | HEX3[2]  | Output    | PIN_E21  | 6    | B6_NO | PIN_E21  | 3.3-V LVTTTL | 8mA (default) | 2 (default) |           |                   |                |
| OUT | HEX3[3]  | Output    | PIN_C19  | 7    | B7_NO | PIN_C19  | 3.3-V LVTTTL | 8mA (default) | 2 (default) |           |                   |                |
| OUT | HEX3[4]  | Output    | PIN_C20  | 6    | B6_NO | PIN_C20  | 3.3-V LVTTTL | 8mA (default) | 2 (default) |           |                   |                |
| OUT | HEX3[5]  | Output    | PIN_D19  | 6    | B6_NO | PIN_D19  | 3.3-V LVTTTL | 8mA (default) | 2 (default) |           |                   |                |

| Named: * Edit: X HEX3[5] |           |           |          |          |            |              |                 |          |                  |             |                   |                |
|--------------------------|-----------|-----------|----------|----------|------------|--------------|-----------------|----------|------------------|-------------|-------------------|----------------|
| Pin                      | Node Name | Direction | Location | I/O Bank | VREF Group | Pin Location | I/O Standard    | Reserved | Current Strength | Slew Rate   | Differential Pair | IOct Preservat |
| OUT                      | HEX3[5]   | Output    | PIN_D19  | 6        | B6_NO      | PIN_D19      | 3.3-V LVTTTL    |          | 8mA (default)    | 2 (default) |                   |                |
| OUT                      | HEX3[6]   | Output    | PIN_E17  | 6        | B6_NO      | PIN_E17      | 3.3-V LVTTTL    |          | 8mA (default)    | 2 (default) |                   |                |
| OUT                      | HEX4[0]   | Output    | PIN_F18  | 6        | B6_NO      | PIN_F18      | 3.3-V LVTTTL    |          | 8mA (default)    | 2 (default) |                   |                |
| OUT                      | HEX4[1]   | Output    | PIN_E20  | 6        | B6_NO      | PIN_E20      | 3.3-V LVTTTL    |          | 8mA (default)    | 2 (default) |                   |                |
| OUT                      | HEX4[2]   | Output    | PIN_E19  | 6        | B6_NO      | PIN_E19      | 3.3-V LVTTTL    |          | 8mA (default)    | 2 (default) |                   |                |
| OUT                      | HEX4[3]   | Output    | PIN_J18  | 6        | B6_NO      | PIN_J18      | 3.3-V LVTTTL    |          | 8mA (default)    | 2 (default) |                   |                |
| OUT                      | HEX4[4]   | Output    | PIN_H19  | 6        | B6_NO      | PIN_H19      | 3.3-V LVTTTL    |          | 8mA (default)    | 2 (default) |                   |                |
| OUT                      | HEX4[5]   | Output    | PIN_F19  | 6        | B6_NO      | PIN_F19      | 3.3-V LVTTTL    |          | 8mA (default)    | 2 (default) |                   |                |
| OUT                      | HEX4[6]   | Output    | PIN_F20  | 6        | B6_NO      | PIN_F20      | 3.3-V LVTTTL    |          | 8mA (default)    | 2 (default) |                   |                |
| OUT                      | HEX5[0]   | Output    | PIN_J20  | 6        | B6_NO      | PIN_J20      | 3.3-V LVTTTL    |          | 8mA (default)    | 2 (default) |                   |                |
| OUT                      | HEX5[1]   | Output    | PIN_K20  | 6        | B6_NO      | PIN_K20      | 3.3-V LVTTTL    |          | 8mA (default)    | 2 (default) |                   |                |
| OUT                      | HEX5[2]   | Output    | PIN_L18  | 6        | B6_NO      | PIN_L18      | 3.3-V LVTTTL    |          | 8mA (default)    | 2 (default) |                   |                |
| OUT                      | HEX5[3]   | Output    | PIN_N18  | 6        | B6_NO      | PIN_N18      | 3.3-V LVTTTL    |          | 8mA (default)    | 2 (default) |                   |                |
| OUT                      | HEX5[4]   | Output    | PIN_M20  | 6        | B6_NO      | PIN_M20      | 3.3-V LVTTTL    |          | 8mA (default)    | 2 (default) |                   |                |
| OUT                      | HEX5[5]   | Output    | PIN_N19  | 6        | B6_NO      | PIN_N19      | 3.3-V LVTTTL    |          | 8mA (default)    | 2 (default) |                   |                |
| OUT                      | HEX5[6]   | Output    | PIN_N20  | 6        | B6_NO      | PIN_N20      | 3.3-V LVTTTL    |          | 8mA (default)    | 2 (default) |                   |                |
| IN                       | KEY[0]    | Input     | PIN_B8   | 7        | B7_NO      | PIN_B8       | 3.3-V ...rigger |          | 8mA (default)    |             |                   |                |
| OUT                      | LEDR[9]   | Output    | PIN_B11  | 7        | B7_NO      | PIN_B11      | 3.3-V LVTTTL    |          | 8mA (default)    | 2 (default) |                   |                |
| OUT                      | LEDR[8]   | Output    | PIN_A11  | 7        | B7_NO      | PIN_A11      | 3.3-V LVTTTL    |          | 8mA (default)    | 2 (default) |                   |                |
| OUT                      | LEDR[7]   | Output    | PIN_D14  | 7        | B7_NO      | PIN_D14      | 3.3-V LVTTTL    |          | 8mA (default)    | 2 (default) |                   |                |
| OUT                      | LEDR[6]   | Output    | PIN_E14  | 7        | B7_NO      | PIN_E14      | 3.3-V LVTTTL    |          | 8mA (default)    | 2 (default) |                   |                |
| OUT                      | LEDR[5]   | Output    | PIN_C13  | 7        | B7_NO      | PIN_C13      | 3.3-V LVTTTL    |          | 8mA (default)    | 2 (default) |                   |                |
| OUT                      | LEDR[4]   | Output    | PIN_D13  | 7        | B7_NO      | PIN_D13      | 3.3-V LVTTTL    |          | 8mA (default)    | 2 (default) |                   |                |
| OUT                      | LEDR[3]   | Output    | PIN_B10  | 7        | B7_NO      | PIN_B10      | 3.3-V LVTTTL    |          | 8mA (default)    | 2 (default) |                   |                |
| OUT                      | LEDR[2]   | Output    | PIN_A10  | 7        | B7_NO      | PIN_A10      | 3.3-V LVTTTL    |          | 8mA (default)    | 2 (default) |                   |                |
| OUT                      | LEDR[1]   | Output    | PIN_A9   | 7        | B7_NO      | PIN_A9       | 3.3-V LVTTTL    |          | 8mA (default)    | 2 (default) |                   |                |
| OUT                      | LEDR[0]   | Output    | PIN_A8   | 7        | B7_NO      | PIN_A8       | 3.3-V LVTTTL    |          | 8mA (default)    | 2 (default) |                   |                |
| IN                       | SW[9]     | Input     | PIN_F15  | 7        | B7_NO      | PIN_F15      | 3.3-V LVTTTL    |          | 8mA (default)    |             |                   |                |
| IN                       | SW[8]     | Input     | PIN_B14  | 7        | B7_NO      | PIN_B14      | 3.3-V LVTTTL    |          | 8mA (default)    |             |                   |                |
| IN                       | SW[7]     | Input     | PIN_A14  | 7        | B7_NO      | PIN_A14      | 3.3-V LVTTTL    |          | 8mA (default)    |             |                   |                |
| IN                       | SW[6]     | Input     | PIN_A13  | 7        | B7_NO      | PIN_A13      | 3.3-V LVTTTL    |          | 8mA (default)    |             |                   |                |
| IN                       | SW[5]     | Input     | PIN_B12  | 7        | B7_NO      | PIN_B12      | 3.3-V LVTTTL    |          | 8mA (default)    |             |                   |                |
| IN                       | SW[4]     | Input     | PIN_A12  | 7        | B7_NO      | PIN_A12      | 3.3-V LVTTTL    |          | 8mA (default)    |             |                   |                |
| IN                       | SW[3]     | Input     | PIN_C12  | 7        | B7_NO      | PIN_C12      | 3.3-V LVTTTL    |          | 8mA (default)    |             |                   |                |
| IN                       | SW[2]     | Input     | PIN_D12  | 7        | B7_NO      | PIN_D12      | 3.3-V LVTTTL    |          | 8mA (default)    |             |                   |                |
| IN                       | SW[1]     | Input     | PIN_C11  | 7        | B7_NO      | PIN_C11      | 3.3-V LVTTTL    |          | 8mA (default)    |             |                   |                |
| IN                       | SW[0]     | Input     | PIN_C10  | 7        | B7_NO      | PIN_C10      | 3.3-V LVTTTL    |          | 8mA (default)    |             |                   |                |
| ?                        | HEX0[7]   | Unknown   | PIN_D15  | 7        | B7_NO      |              | 3.3-V LVTTTL    |          | 8mA (default)    |             |                   |                |
| ?                        | HEX1[7]   | Unknown   | PIN_A16  | 7        | B7_NO      |              | 3.3-V LVTTTL    |          | 8mA (default)    |             |                   |                |
| ?                        | HEX2[7]   | Unknown   | PIN_A19  | 7        | B7_NO      |              | 3.3-V LVTTTL    |          | 8mA (default)    |             |                   |                |
| ?                        | HEX3[7]   | Unknown   | PIN_D22  | 6        | B6_NO      |              | 3.3-V LVTTTL    |          | 8mA (default)    |             |                   |                |
| ?                        | HEX4[7]   | Unknown   | PIN_F17  | 6        | B6_NO      |              | 3.3-V LVTTTL    |          | 8mA (default)    |             |                   |                |
| ?                        | HEX5[7]   | Unknown   | PIN_L19  | 6        | B6_NO      |              | 3.3-V LVTTTL    |          | 8mA (default)    |             |                   |                |
| ?                        | KEY[1]    | Unknown   | PIN_A7   | 7        | B7_NO      |              | 3.3 V ...rigger |          | 8mA (default)    |             |                   |                |

### Hasil FPGA

